Hier. Plat.: Inners of Memories, Peripherals are not modelled
This avoids displaying, Tiles/OnChipNetworks/etc on the Processor level (where the cores are located).
This avoids displaying, Tiles/OnChipNetworks/etc on the Processor level (where the cores are located).