@@ -51,7 +51,7 @@ A step in AF3 simulator corresponds one clock in VHDL Simulator. If the simulati
<tdwidth="20%">User defined Function</td><tdwidth="5%">No</td><td> - </td>
</tr>
<tr>
<tdwidth="20%">User defined Enumeration</td><tdwidth="5%">No</td><td>-</td>
<tdwidth="20%">User defined Enumeration</td><tdwidth="5%">Yes</td><td>Synthesis supports the enumeration type.</td>
</tr>
</table>
<br> Table 1: The AF3 semantic supported by VHDL generator
...
...
@@ -59,7 +59,7 @@ A step in AF3 simulator corresponds one clock in VHDL Simulator. If the simulati
<br><br>
<h4><fontcolor="#336699">Preference Setting for VHDL Generator</font></h4>
There is a preference page for VHDL generator, where you can set, whether the VHDL testbench file should be generated together with the design. By default is this option selected.
There is a preference page for VHDL generator, where you can set, whether the VHDL testbench file should be generated together with the design. By default is this option selected. And the clock period used by testbench can be specified, too.